



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/708,270

02/20/2004

Mark Bilak

FIS920040015US1

2269

32074

7590

12/15/2008

INTERNATIONAL BUSINESS MACHINES CORPORATION

DEPT. 18G

BLDG. 300-482

2070 ROUTE 52

HOPEWELL JUNCTION, NY 12533

EXAMINER

CONNOLLY, MARK A

ART UNIT

PAPER NUMBER

2115

MAIL DATE

DELIVERY MODE

12/15/2008

PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary	Application No. 10/708,270	Applicant(s) BILAK, MARK	
	Examiner MARK CONNOLLY	Art Unit 2115	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 01 October 2008.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-25 is/are pending in the application.
- 4a) Of the above claim(s) 17-24 is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-16 and 25 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

1. Claims 1-16 and 25 have been presented for examination.

Claim Rejections - 35 USC § 103

2. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.

3. Claims 1-10, 12, 15-16 and 25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Fujioka¹ in view of Halepete² in view of Justice³.

4. Referring to claim 1, Fujioka teaches the apparatus for adaptively controlling power consumption within an electronic system substantially comprising:

- a. an integrated circuit adapted to transmit voltage control information corresponding to a minimum operating voltage [fig. 1, abstract and 0051].
- b. a storage element coupled to said integrated circuit, adapted to store a minimum operating voltage [fig. 1, abstract and 0048].
- c. a variable voltage regulator coupled to said integrated circuit, adapted to receive said voltage control information from said integrated circuit, and supply an operating voltage to said integrated circuit in response to and representative of said voltage control information [abstract, 0037 and 0051].
- d. a communication link coupled to said integrated circuit and said variable voltage regulator, adapted to link said integrated circuit to said variable voltage regulator so that said integrated circuit may transmit said voltage control information to said variable voltage regulator [0048].

¹ As cited in the previous Office Action.

In summary, Fujioka teaches a system which stores voltage control information in memory 206 and uses that information to set an operating voltage if it is determined that the operable voltage is an operable minimum voltage.

Although Fujioka teaches transmitting voltage control information, the voltage control information corresponds to a minimum operating voltage uniquely determined for the integrated circuit which is different than the predetermined nominal voltage for a family of the integrated circuits [0044] and not the *difference between* a minimum operating voltage uniquely determined for the integrated circuit and the predetermined nominal voltage selected for a family of integrated circuits. Halepete teaches that when decreasing voltage it can be performed in either a single step (as is taught in Fujioka) or in a series of incremental steps [col. 7 lines 33-35]. It would have been obvious to one of ordinary skill in the art to try decreasing the voltage to a minimum operating voltage in a series of steps rather than in a single step because a person with ordinary skill has good reason to pursue the known options within his or her technical grasp. Because the voltage is controlled by transmitting voltage control information corresponding to the voltage to be immediately output by the voltage regulator, it is interpreted that when decreasing the voltage in a plurality of steps that the voltage control information would represent the difference in voltage between a current voltage level (including the initial predetermined voltage for the family of integrated circuits) and the next voltage level to be stepped down to until the minimum operating voltage is reached.

Although the Fujioka-Halepete teaches transmitting voltage control information corresponding to a difference between a minimum operating voltage uniquely determined for the

² As cited in the previous Office Action.

Art Unit: 2115

integrated circuit and a predetermined nominal voltage selected for a family of circuits, it is not explicitly taught that the voltage control information further comprises guard band. Justice teaches using guard band during device testing [page 1]. It would have been obvious to one of ordinary skill in the art at the time of the invention to include the use of guard band into the voltage control information because when testing limits in a device under test, measurements must be made which can introduce inaccuracies. By including guard band, it would allow the system to compensate for any inaccuracies introduced by the measurement devices as taught by Justice [page 1].

5. Referring to claim 2, Fujioka teaches the voltage control information is determined during external testing of the IC [abstract].
6. Referring to claim 3, Fujioka teaches the storage element being a non-volatile memory [0073].
7. Referring to claim 4, Fujioka teaches a temperature sensor for measuring the temperature of the integrated circuit [0037].
8. Referring to claim 5, Fujioka teaches modifying voltage control information in response to temperature data [0011].
9. Referring to claim 6, Fujioka teaches a built-in-self-test to determine the minimum operating voltage [abstract and 0055].
10. Referring to claim 7, Fujioka teaches a temperature sensor for measuring the temperature of the integrated circuit [0037].

³ As cited in a previous Office Action.

Art Unit: 2115

11. Referring to claim 8, Fujioka teaches modifying voltage control information in response to temperature data [0011].

12. Referring to claims 9-10 and 12, these are rejected on the same basis as set forth hereinabove. Fujioka teaches the apparatus and therefore teaches the method performed by the apparatus.

13. Referring to claim 13, Fujioka teaches adjusting a voltage to an integrated circuit and testing with the lowered voltage in order to determine an effective minimum voltage to be applied to the integrated circuit [0062-0063].

14. Referring to claims 15-16, these are rejected on the same basis as set forth hereinabove. Fujioka teaches the apparatus and therefore teaches the method performed by the apparatus.

15. Referring to claim 25, this is rejected on the same basis as set forth hereinabove.

16. Claims 11 and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Fujioka, Halepete and Justice as applied to claims 1-10, 12-13, 15-16 and 25 above, and further in view of DeLuca⁴.

17. Referring to claim 11, although Fujioka teaches performing a test to determine a minimum operating voltage, it is not explicitly taught that the voltage is determined by testing timing critical paths of the integrated circuit. In particular, Fujioka does not teach that voltage is determined based on the speed of the integrated circuit. DeLuca teaches determining a minimum operating voltage of an integrated circuit based on a required speed [col. 2 lines 26-31 and col. 3 lines 16-17]. It would have been obvious to one of ordinary skill in the art at the time of the

⁴ As cited in the previous Office Action.

Art Unit: 2115

invention to include a means to select an appropriate minimum voltage based on speed because DeLuca explicitly teaches that under certain activities, certain speeds are required in order for the integrated circuit to operate normally.

18. Referring to claim 14, this is rejected on the same basis as set forth hereinabove.

Response to Arguments

19. Applicant's arguments filed 4/18/08 have been fully considered but they are not persuasive.

20. In the REMARKS, applicant argues in substance that 1) Fujioka does not determine a *unique* minimum operating voltage for an IC which is different than that determined for the IC family and 2) Justice whether or not combined with Fujioka, does not teach the difference between a minimum operating voltage uniquely determined... plus a guard band.

21. Referring to applicants first argument, it appears that applicant has interpreted the minimum operating voltage taught in Fujioka as being the same as the predetermined voltage for a family of ICs. This is just not the case. Rather, Fujioka teaches that differences in the manufacturing process and ingredients used affect the minimum supply voltage which the CPU requires to operate in a stable manner. It is further taught that rather than supplying all CPUs a uniform voltage, it would be more beneficial to determine the necessary voltage requirements individually for each CPU. This would provide for the actual minimum electrical potential difference (i.e. voltage) to be reduced [¶0007]. Therefore, it is clear as day that Fujioka is uniquely determining the minimum voltages for each CPU rather than relying on a voltage indicated for all CPUs in the same family in the interest of further minimizing power consumption.

Art Unit: 2115

22. Referring to applicants second argument, Justice teaches guard band is used to provide a tolerance so that any inaccuracies in a test due to factors such as equipment accuracy or temperature fluctuations will not cause the device to fail [pages 1-2]. In other words, rather than pressing the operational limits of the device, it is wise to leave a little buffer room in order to ensure stable operation. It should be easy to see that accounting for guard band in the transmitted voltage control information to the voltage regulator in the Fujioka system would ensure the system remain operational, especially when operating at minimum voltage levels.

Conclusion

23. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

24. Any inquiry concerning this communication or earlier communications from the examiner should be directed to MARK CONNOLLY whose telephone number is (571)272-3666. The examiner can normally be reached on M-F 9AM-5PM.

Art Unit: 2115

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Thomas C. Lee can be reached on (571) 272-3667. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Mark Connolly/
Primary Examiner, Art Unit 2115
12/10/08

Mark Connolly
Primary Examiner
Art Unit 2115